microprocessor architecture divided in The BIU has to interact with memory and of the programs and to carry out the required processing. EU & BIU. Explanation of the purpose of EU and BIU in Bus Interface Unit (BIU): The BIU interface to outside word. It provides full 16 bit. Define the jobs performed by the BIU and EU in the The functions performed by the Bus interface unit are: The BIU is responsible for the external bus.

Author: Kakree Mojora
Country: Sweden
Language: English (Spanish)
Genre: Technology
Published (Last): 24 September 2014
Pages: 17
PDF File Size: 20.30 Mb
ePub File Size: 4.88 Mb
ISBN: 251-4-34060-227-5
Downloads: 32611
Price: Free* [*Free Regsitration Required]
Uploader: Arashik

One other condition can cause the BIU to suspend fetching instructions.

You dismissed this ad. However they are specially to hold the bit offset of the data word. With the help of microprocessor it is possible to fetch next instruction while current instruction is in execution. This tool looks for lower prices at other stores while you shop on Amazon and tells you where to buy. This division into 64K-byte blocks is an arbitrary but convenient choice. Extra segment ES is a bit register containing address of 64KB segment, usually with program data. A decoder in the EU translates the instructions fetched from memory into a series micropocessor actions which the EU performs.

By default, the processor assumes that all data referenced by the stack pointer SP and base pointer BP registers is located in the stack segment. Purpose of using Instruction Queue: The EU receives program instruction codes and microprocesaor from the BIU, executes these instructions, and store the results in the general registers.

It is responsible for transmitting data, addresses and control signal on the busses. Segment Registers are used to hold ,icroprocessor 16 bit addresses of their respective segments.

Introduction to 8086 Microprocessor

CH-CL pair CX register to store bit data and can be used as microprocsesor register for some instructions like loop.

All the data, pointer, index and status registers are of 16 bits. The data segment stores data for the program. It usually contain a data pointer used for based, based indexed or register indirect addressing. To speed up program execution, the BIU fetches six instruction bytes ahead of time from memory.


Define the jobs performed by the BIU and EU in the

SS register can be changed directly using POP instruction. All general registers of the microprocessor can be used for arithmetic and logic operations. This is a process to speed up the processor. The has a 20 bit address bus, so it can address any one ofor 1, memory locations.

The are two types of flags: To use this website, you must agree to our Privacy Policyincluding cookie policy. This is stack pointer register pointing to program stack. IP contains the address of the next instruction to executed by the EU. BIU also contain an instruction queue. Share buttons are a little bit lower.

Microprocessor and Computer Architecture execution unit.

This is because, like a road map, it is a guide showing how the system memory is allocated. IP contains the address of the next instruction biuu executed by the EU.

We think you have liked this presentation.

The advantage of this pipelined architecture is that the EU can execute instructions almost continually instead of having to wait for the BIU to fetch a new instruction. When EU executes instructions microprpcessor is ready for its next instruction, then it simply reads the instruction from this instruction queue resulting in increased execution speed. Intel Developers website — http: DH-DL pair DX register to store bit data and also used to hold the result of bit data multiplication and division operation.

All program instructions located in memory are pointed using 16 bits of segment register CS and 16 bits offset contained in the 16 bit instruction pointer IP. Fetching the next instruction while the current instruction executes is called pipelining. The final group of registers is called the segment group. Offset Notation The total addressable memory size is 1MB Most of the processor instructions use bit pointers the processor can effectively address only 64 KB of memory To access memory outside of 64 KB the CPU uses special segment registers to specify where the code, stack and data 64 KB segments are positioned within 1 MB of memory.


They are dependent and get worked by each other. Registration Forgot your password? Otherwise, the next byte in the queue is treated as the second byte of the biuu opcode.

Microprocessor Functional Units

A stack is a section of memory to store addresses and data while a subprogram is in progress. Another way if saying this is that the low-order hex digit must be 0. In the initial condition the queue will be empty and the microprocessor starts a fetch operation to bring one byte the first byte of instruction code, if the CS: Note that some memory locations are marked reserved and others dedicated.

Execution unit receives program instruction codes and data from the BIU, executes them and stores the results in the general registers. Register IP is physically part of the BIU and not under direct control of the programmer as are the other pointer registers. The queue is updated after every byte is read from the queue but the fetch cycle is entreated 806 BIU only if at microprocessor two bytes of the queue are empty and the EU may be concurrently executing the fetched instructions.

In an microprocessor, what is the use of the timing and control unit? It must recognize, decode, and execute program instructions fetched from the memory unit. This means that slow-memory parts can be used without affecting overall system performance.

Another difference is that the instruction queue is four bytes long instead of six. Older-generation microprocessors such as the 8-bit or Z could access only one 64K-byte eeu.

Author: admin